Crosstalk noise generated by parasitic inductances in System-on-Chip VLSI interconnects
نویسندگان
چکیده
For System-on-Chip (SoC) using deep sub-micron technologies, semiglobal and global interconnects are susceptible to crosstalk defects that may lead to mal-function and timing failures. Removal of crosstalk defects is becoming important to ensure error-free operation of an SoC. To efficiently evaluate crosstalk-defect coverage, it is necessary to understand the factors affecting this noise. In this paper, the results of study of noise induced by parasitic capacitance and inductance are observed. Crosstalk is effected by transition time of the signal; length of interconnect; distance between interconnects; size of driver and receiver; pattern of input; direction of flow of signal; and clock skew. This work is based on simulating interconnects with parameters obtained from 0.13μm process. The types of noise addressed are overshoot; undershoot and oscillatory noise. It is observed that presence of inductive effects can seriously hamper the functioning of the chip. In conclusion, the impact of the above observations on tests of inductance induced noise is summarized.
منابع مشابه
Comprehensive Evaluation of Crosstalk and Delay Profiles in VLSI Interconnect Structures with Partially Coupled Lines
In this paper, we present a methodology to explore and evaluate the crosstalk noise and the profile of its variations, and the delay of interconnects through investigation of two groups of interconnect structures in nano scale VLSI circuits. The interconnect structures in the first group are considered to be partially coupled identical lines. In this case, by choosing proper values for differen...
متن کاملCrosstalk Noise Reduction Using Driver Sizing Optimization in Vlsi Rc Global Interconnects Using 90nm Process Technology
In this paper noise avoidance in closed form crosstalk noise model for on-chip VLSI RC interconnects using 2π model is presented. In this crosstalk noise model we consider the case when step input is applied to the aggressor which is adjacent to the victim net and further simplified it, then find out the closed form formulae for noise pulse width and noise amplitude for RC interconnect. Various...
متن کاملModelling of Crosstalk and Delay for Distributed RLCG On-Chip Interconnects For Ramp Input
-In order to accurately model high frequency affects, inductance has been taken into consideration. No longer can interconnects be treated as mere delays or lumped RC networks. In that frequency range, the most accurate simulation model for on-chip VLSI interconnects is the distributed RLC model. Unfortunately, this model has many limitations at much higher of operating frequency used in today’...
متن کاملCROSSTALK NOISE REDUCTION USING WIRE SPACING IN VLSI RC GLOBAL INTERCONNECTS Anushree
ABSTRCAT This paper presents a closed form 2π crosstalk noise model for on-chip VLSI RC interconnects. It considers a case when unit step input is applied to the aggressor which is adjacent to the victim net and producing crosstalk noise effect over it. In the next section closed form formulae for crosstalk noise pulse width and noise amplitude for RC interconnect have been derived for mathemat...
متن کاملAnalytical Modeling of Crosstalk Noise and Delay for High Speed On-chip Global Rlc Vlsi Interconnects
With the advancement of high frequency in the VLSI technology, the modeling of the interconnections is much important as the performance of the electronics systems is limited by interconnect related failure modes such as coupled noise and delay. Exact estimation of on-chip signal delay through RC tree network is difficult. Inductance causes noise in the signal waveforms, which can adversely aff...
متن کامل